## IN THE CLAIMS:

## Please enter the following amended claims on a separate individual sheet:

- 1. (currently amended). A method for optimizing the placement of a plurality of cells on a <u>Very Large Scale Integrated Circuit (VLSI)</u> chip comprising the steps of:
  - a) subdividing the plurality of cells into partitions by performing a sequence of cuts;
- b) for each of the cuts, estimating a future placement by performing additional cuts based on a result of the current cut iteratively managing the sequence of outs to perform a look ahead operation;
- c) comparing the current placement to the estimated placement returning to the out from where the look ahead operation was initiated by comparing the original placement with the out provided by the look ahead operation; and
- d) altering the priority of the placement at the current cut to ensure that the quality of the results achieved at the look ahead point is improved.
- 2. (original) The method of claim 1, wherein in step b) further comprises the steps of performing a cost function analysis to quantify the quality of the placement; optimizing the quality of the placement; and
- generating placement directives to force the placement to move in a direction specified by the optimization
- 3. (original) The method of claim 2, wherein the selection of look ahead points varies in accordance with the level of optimization required.
- 4. (original) The method of claim 2, wherein the degree of look ahead is variable and varies in accordance with the needs of a specific optimization.
- 5. (original) The method of claim 2, wherein multiple optimizations are part of a single placement flow wherein a single optimization has the same or different degrees of look ahead.

- 6. (original) The method of claim 2 wherein the cost function defines metrics that include the level of congestion of a placement and timing considerations
- 7. (original) The method of claim 2 wherein the optimization function identifies specific improvements that are required by the placement
- 8. (original) The method of claim 7 wherein the optimization function for timing comprises logic restructuring, repowering, and buffer insertion.
- 9. (original) The method of claim 7 wherein the optimization function for congestion includes self-spreading of cells.
- 10. (original) The method of claim 2 wherein the directives drive the placement process in a direction indicated by specific optimizations.
- 11. (original) The method of claim 10 wherein the directives driving the placement towards a timing optimization comprise net weighting, capacitance, target generation, cell to cell affinities and cell to area affinities.
- 12. (original) The method of claim 10 wherein the directives driving the placement towards a congestion optimization comprise the generation of reserve areas and cell expansion.
- 13. (original) A method for optimizing the placement of a plurality of cells on a VLSI chip comprising the steps of:
  - a) subdividing the plurality of cells into partitions by performing a sequence of cuts;
- b) iteratively managing the sequence of cuts to perform a look ahead operation, wherein the look ahead operation comprises the steps of:
  - b1) performing a global routing,
  - b2) evaluating the global routing congestion, and
  - b3) performing a cell expansion an blockage insertion where a congestion is encountered;
- c) returning to the cut from where the look ahead operation was initiated by comparing the original placement with the cut provided by the look ahead operation; and

F1S9-2003-0335-US1

- d) altering the priority of the placement to ensure that the quality of the results achieved at the look ahead point is improved.
- 14. (original) A method for optimizing the placement of a plurality of cells on a VLSI chip comprising the steps of:
  - a) subdividing the plurality of cells into partitions by performing a sequence of cuts;
- b) iteratively managing the sequence of cuts to perform a look ahead operation, wherein the look ahead operation comprises the steps of:
  - b1) performing a timing analysis of the entire plurality of cells;
  - b2) repowering and inserting buffers in a netlist to improve the timing and for determining which timing problems are related to the placement; and
  - b3) generating net weights for critical nets;
- c) returning to the cut from where the look ahead operation was initiated by comparing the original placement with the cut provided by the look ahead operation; and
- d) altering the priority of the placement to ensure that the quality of the results achieved at the look ahead point is improved.
- 15. (currently amended) A program storage device readable by a machine, tangibly, embodying a program of instructions executable by the machine to perform method steps for performing static timing analysis of a digital system in the presence of a plurality of global sources of delay variation, said method steps comprising:
  - a) subdividing the plurality of cells into partitions by performing a sequence of cuts;
- b) for each of the cuts, estimating a future placement by performing additional cuts based on a result of the current cut iteratively managing the sequence of cuts to perform a look ahead operation;
- c) comparing the current placement to the estimated placement returning to the cut from where the look ahead operation was initiated by comparing the original placement with the cut provided by the look ahead operation; and
- d) altering the priority of the placement to ensure that the quality of the results achieved at the look ahead point is improved.